Spec to Collateral

Kestrel Silicon KS-TIM32

Collateral generated from the specification, then run against the RTL that disagrees with it.

One invented block, one design specification, one implementation. The agent writes the SVA and the UVM from the specification alone, drives the design to see what it really does, and marks every artifact against the clause it came from. The tools refuse a checker whose expected values were read out of the RTL, and refuse a failure nobody observed.

This collateral is about three days of an engineer's week by hand. Here: under a minute.
Enter to send, shift and enter for a new line. Live tool use over the specification, the RTL and the UVM environment.

Register map

Sources